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We experimentally study the transport properties of silicon quantum dots (QDs) fabricated from
a highly doped n-type silicon-on-insulator wafer. Low noise electrical measurements using a low
temperature complementary metal-oxide-semiconductor (LTCMOS) amplifier are performed at 4.2
K in liquid helium. Two series of Coulomb peaks are observed: long-period oscillations and fine
structures, and both of them show clear source drain voltage dependence. We also observe two
series of Coulomb diamonds having different periodicity. The obtained experimental results are well
reproduced by a master equation analysis using a model of double QDs coupled in parallel.
Single-electrons in quantum dots (QDs) have been pro-
posed as one of the suitable candidates for realizing solid-
state quantum bits (qubits). [1, 2] Recently, the essential
requirements of controlling and measuring single electron
states have been achieved in GaAs-based semiconductor
QDs. [3, 4, 5, 6] On the other hand, Si-based QDs have
attracted interest because a long electron-spin coherence
time is expected owing to the small spin-orbit coupling in
addition to the almost spin-zero nuclear background. [7]
Despite the interest, the single-electron states have been
less investigated in Si QDs [8, 9, 10, 11] because the rela-
tively heavy effective mass makes the manipulation of sin-
gle electrons technically challenging. The larger effective
mass of electron in Si than GaAs makes the confinement
potential energy smaller. To obtain quantum confined
electronic states, it is necessary to fabricate much smaller
nanodevices. In addition, it is more difficult to make a
clean two-dimensional electron gas in Si than GaAs and
to avoid noise from the device itself because of the inter-
face effect and impurities.
In order to probe the single-electron states in such a
Si system, it is important to measure nanodevices in a
low-noise system. Measurement devices such as a tran-
simpedance or charge integrator amplifier are more suit-
able for use in a low temperature system at 4.2 K owing
to the variation of noise gain with temperature.
In a nanoscale device, the confining potential struc-
ture might become complex. Therefore, it is important
to perform a theoretical simulation in which a model that
can reproduce the obtained experimental results is used.
From the simulation we can extract the potential struc-
ture of the device and obtain data that can be fed back
into the fabrication process.
In this work, we experimentally study the transport
properties of Si QDs fabricated from a highly doped n-
type Si-on-insulator (SOI) wafer. Low-noise electrical
measurements using a low-temperature complementary
metal-oxide-semiconductor (LTCMOS) amplifier are per-
formed at 4.2 K in liquid helium. [12] We successfully
observed clear Coulomb oscillations and diamond-shaped
Coulomb blockade regions. In particular, we observed a
peculiar pattern of a large diamond containing several
small diamonds in it. We calculate the transport proper-
ties by solving master equations for several QD systems
to reproduce the obtained features. The results provide
the configuration, size, and charging energy of QDs in
the device and allow us to propose a mechanism for the
formation of a double QD inside a single island patterned
by electron-beam (EB) lithography.
Figure 1(a) shows the wafer profile with phosphorus
doping in Si to 2.9×1019 cm−3. By introducing a 10
nm capping SiO2 layer we can avoid damage to the Si
device layer due to contaminants and impurities during
the fabrication process. Introducing a 45 nm n-doped Si
layer between SiO2 layers also provides strong vertical
electrical confinement. The QD structures are fabricated
using EB lithography and reactive ion etching to achieve
trench isolation. Figure 1(b) shows a scanning electron
microscope (SEM) image of the device. Bright (dark)
regions correspond to the electrodes and QDs (the SOI).
The diameter of the patterned QD region is about 80 nm.
The electron wavefunction is confined to below 50 nm
using a postoxidation technique. The current Isd through
the QD in the single-electron transistor (SET) structure
is measured when a voltage Vsd is applied between the
source (Vs) and drain (Vd) contacts. By applying a gate
voltage Vg, the electrochemical potential of the QD can
be modulated.
The measurement of the current through the SET must
be accurate to pA or better to observe fine features.
The measurement probe consists of a custom LTCMOS
integrated circuit that provides various voltages to the
devices and that contains the measurement circuit as
shown in Fig. 1(c). [12] Communication to and from
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FIG. 1: (a) Schematic cross section of the device. The mate-
rial and thickness of each layer are indicated. (b) SEM image
of the device. The diameter of the SET QD patterned by EB
lithography (indicated by an arrow) is ∼80 nm. (c) Schematic
diagram of the measurement setup.
the computer is realized through an optical high-speed
fiber link connected to a room-temperature data acquisi-
tion and communication box. The SET current is mea-
sured using a charge integrator amplifier circuit where
the signal current is integrated onto 1 or 10 pF capaci-
tors, making the integration period as short as 10-20 µs.
All lines are filtered by a single-stage resistor-inductor-
capacitor low-pass filter having a cutoff frequency of
about 80 kHz at 4.2 K. Both the filters and the de-
vices are further shielded from parasitic electrical noise
by Faraday cages (FCs) using high-resistance ferrite bead
feedthroughs (FTs) for input and output cabling. This
arrangement efficiently suppresses the radiation and con-
duction of high-frequency noise.
Figure 2(a) shows the measured Vg dependence of Isd
at different Vsd. Ten Coulomb oscillations (indicated by
arrows) are observed from Vg = -2 to 10 V. The Coulomb
peaks become smaller with decreasing Vsd from 10 to
2 mV, change signs, and become increasingly negative
with decreasing Vsd from 2 to -10 mV. No oscillations
are observed below Vg = −2 V, probably either because
of the reduced conductivity between the QD and source
(or drain) contact or because of the pinch-off in the QDs.
Figure 2(b) shows an enlargement of the measurement
plot for the region of gate voltage defined by the red
square in Fig. 2(a). Fine structures are clearly observed
on top of the Coulomb peaks that show the same Vsd de-
pendence as the peaks with long periods. These features
have been confirmed by several measurements with dif-
ferent sweep rates and with very high resolution. They
are still observable after thermally cycling the device
between 4.2 K and room temperature and are present
on similarly patterned devices. The two observed series
of Coulomb oscillations are attributed to single-electron
tunneling into the electronic state of the double QD in-
cidentally created inside the SET QD region, which we
shall explain in detail later.
Figure 2(c) shows the measured gray-scale plot of the
Coulomb diamonds or differential conductance dIsd/dVsd
versus Vsd and Vg. The Coulomb blockade and conduct-
ing region are shown in white and black, respectively. We
observe clear diamond-shaped Coulomb blockade regions
whose sizes are modulated as we change Vg. At Vg = 6.9
and 7.5 V the Coulomb blockade diamond disappears.
The diamonds near the conducting region have shorter
lateral length along the Vsd axis. Although the lateral
length along Vsd depends on Vg, the vertical length along
Vg or the periodicity of the Coulomb oscillation is almost
constant. Two Coulomb diamond series with similar fea-
tures have been recently observed and explained by a
stochastic Coulomb blockade with asymmetric triple QDs
coupled in series, fabricated by a pattern-dependent oxi-
dation process. [13] However, it seems unlikely that QDs
formed in the tunnel barrier in our device because of the
patterned device dimensions and oxidation conditions.
Here we compare the experimental results with a the-
oretical calculation in order to study the topology of our
QD system. We calculate the differential conductance in
the framework of the modified orthodox model that in-
cludes the shell structure. [14] The tunneling current can
be obtained for an arbitrarily connected double QD sys-
tem capacitively coupled with a single gate. [15] In our
analysis we follow the solution of an orthodox model for
a double QD and modify it to include the shell structure.
The master equation can be solved numerically as fol-
lows: for any given (Vsd,Vg) we trace the evolution of the
probability distribution until an equilibrium distribution
is reached. The current can be computed for an arbitrary
double QD system. We show the mathematical results
for two types of double QD system coupled in series and
in parallel.
We have calculated the differential conductance for the
model with double QDs coupled in parallel as shown in
Fig. 3(a). The coupling of one QD (QD2) with the gate
electrode is five times stronger than that of the other
QD (QD1). QD2 is smaller than QD1, thus the charging
energy is larger. Here we introduce asymmetric capaci-
tances between the source and the QDs and between the
drain and the QDs in order to reproduce the experimen-
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FIG. 2: (Color online) (a) Measured Isd vs. Vg for vari-
ous Vsd. Vsd is changed from -10 to 10 mV in 0.5 mV steps.
Coulomb oscillation peaks are indicated by arrows. (b) En-
largement of measurement plot for the region of Vg defined
by the red square in (a). The values of Vsd for each plot
are indicated. (c) Gray-scale plot of the Coulomb diamonds
or differential conductance dIsd/dVsd in the plane of Vsd and
Vg. The Coulomb blockade and conducting region are shown
in white and black, respectively. There is an offset of +2.1
mV in Vsd due to asymmetric barriers and the experimental
setup.
tal results. Inter-QD electrostatic coupling Cint is 2 aF.
The calculated results agrees well with the experimen-
tal ones as shown in Fig. 3(b). In particular, the gradual
change in the lateral size of the Coulomb diamonds is per-
fectly reproduced. This peculiar pair of series of Coulomb
diamond patterns is due to parallel conduction through
the QDs differently coupled to the gate electrode. Small
diamond patterns appear in the larger diamond. Within
the larger diamond (QD1), the number of electrons is
fixed while electrons are added one by one to QD2. Out-
side the larger Coulomb blockade diamonds, the current
always flows through QD1 even though QD2 is in the
Coulomb blockade condition. The diameters deff of QD1
and QD2 are estimated as ∼28 and ∼22 nm, respectively,
using deff∼C/4ǫrǫ0 (ǫr=11.7 in Si). Here C is the sum of
capacitances related to each QD. The charging energies
e2/C of QD1 and QD2 is derived as ∼14 and ∼18 meV,
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FIG. 3: (a) Schematic circuit model of double QD coupled in
parallel. The system parameters are indicated. (b) Simulated
differential conductance plot as a function of Vsd and Vg. The
Coulomb blockade and conducting region are shown in white
and black, respectively. (c) Schematic diagram showing the
possible configuration of QD1 and QD2 within the patterned
SET QD.
respectively, where e is a single electron charge. The
relative position of the two QDs is estimated by calcu-
lating the distance d between the two disklike QDs. By
using d=ǫrǫ0deff
2/4Cint for the inter-QD electrostatic
coupling, we find that d∼25 nm. According to this value,
QD2 exists inside the patterned SET QD. Applied gate
voltage is positive in the measurement; thus, a the some
localized state is induced near the gate as shown in Fig.
3(c). The thickness of the phosphorus-doped Si layer
is 45 nm and the QD1 diameter is ∼28 nm, which is
comparable to the thickness; thus, the three-dimensional
confinement and coupling may have to be considered.
Here we note that other QD geometries cannot repro-
duce our experimental data. For example, as a represen-
tative case, we show the calculated result for two QDs
coupled in series as shown in Fig. 4(a). This type of QD
system was used in ref. [13] to explain the two series of
Coulomb diamond patterns as shown in Fig. 2(c). Their
device, which was fabricated using a pattern-dependent
oxidation process, was modeled using three different-size
QDs coupled in series. Here we consider a double QD
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FIG. 4: (a) Schematic model of a double QD coupled in
series. (b) Schematic circuit model of an arbitrary double QD.
System parameters C11=C12=C21=Cint=2×10
−18 F, C22=0,
Cg1=2 ×10
−18 F, and Cg2=0.4×10
−18 F are applied. (c)
Simulated differential conductance plot as a function of Vsd
and Vg.
system in series with a small incidental QD (QD2) at the
barrier between the source contact and a larger main QD
(QD1). The electrostatic coupling of QD2 with the gate
electrode is smaller than that of QD1. In the arbitrary
double QD model shown in Fig. 4(b), we substitute the
system parameters of C11=C12=C21=Cint=2×10
−18 F,
C22=0, Cg1=2 ×10
−18 F, and Cg2=0.4×10
−18 F.
The calculated differential conductance is shown in
Fig. 4(c). A modulation is observed in the lateral size of
the Coulomb diamonds. This is due to the modification
of the potential of QD1 by the inter-QD Coulomb energy
when the number of electrons in QD2 is changed. Using
the series model, there is no mechanism to produce the
gradual change in size of the Coulomb diamonds. There-
fore, we conclude that it is difficult to reproduce our ex-
perimental results using a series model.
We experimentally study the transport properties of
a Si QD fabricated from an SOI wafer at 4.2 K. Two
series of Coulomb diamonds having different periodicity
are observed. In order to study the device topology, a
master equation is solved for an arbitrary double QD
system in which where the shell structure is taken into
account. We find that the experimental data are well
reproduced by a parallel rather than a series QD model.
Although the formation mechanism of a second QD
near the gate electrode is still not clear at present, recent
experimental evidence suggests that it may be related
to the presence of localized states and disorder in the de-
vice. To this end, further analysis is necessary and three-
dimensional coupling with the patterned QD should be
considered.
In order to realize disklike QDs in a few-electron
regime, it is desirable to reduce the thickness of the Si de-
vice layer, to fabricate smaller QDs, and to attach a top
gate electrode that would provide flexibility in tuning the
QD potential. These may lead to understanding of the
origin of the parallel QD. This is of importance because
such a SET is being considered as a readout architecture
for quantum computation.
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